Abstract-A 70µW low power front-end Low Noise Amplifier (LNA) for ultrasound applications is proposed. The amplifier utilizes a balun based on a common-gate (CG) and a commonsource (CS) combination. The CS-amplifier performs error correction, and thus cancels distortion and noise from the CGamplifier. The amplifier is optimized towards low noise and low power consumption, and is a capacitive micro machined ultrasonic transducer (CMUT) tailored LNA. The LNA is design and simulated under 65nm CMOS technology, achieving a noise figure (NF) of only 2.98dB with a total power consumption of only 70µW . The amplifier is tuned towards an CMUT impedance of 10k − 60
I. INTRODUCTION
Contrary to X-ray imaging, ultrasound medical imaging has an impeccable safety record, it is cost efficient and has the ability to perform real time imaging. Capacitive Micro machined Ultrasonic Transducer (CMUT) easily integrate with CMOS and performes almost as good as piezoelectric transducers [1] . Decreasing the power consumption opens up for future possibilities with ultrasound, like pill cameras and system-on-chip ultrasound applications.
The receiving end of an ultrasound system consists of a transducer and a front-end amplifier. Generally the frontend amplifier will be piggybacked by a high-resolution A/DConverter for futher signal processing. The front-end being analog limits the systems overall performance like signal-tonoise ratio, linearity and bits of resolution. Noise generated by the amplifier limits the dynamic range of the A/D-Converter, and distortion limits the maximum signal swing. Cosequently, the degradation of the total system performance is determined by the noise generated by the amplifier, and is given as Noise Figure (NF). Current state of the art front-end uses a transimpedance amplifier (TIA). TIA amplifiers are suitable for CMUT applications since they have low input impedance and overall good performance. Low front-end input-impedance improves performance of CMUTs as implied in [7] . A typical TIA based reciver chain consists of a TIA, Current feedback Amplifier (CFA) and Buffer [2] . Example [1] has a low Noise Figure ( NF) of 1.8dB, with a poor Dynamic Range (DR) of just 28dB and a total power consumption of 9.9mW . Hench, the main problem with this type of approach is the sheer power consumption. This paper proposes a sub−100µW , sub−3dB low power low noise front end, with noise and distortion cancelling for CMUT applications. The proposed design is based on a CGCS Balun-LNA, with switchable gain and gm-boosting [5] . The CGCS-LNA is a well know and a heavily researched topology in the RF-world.
The paper is organized as follows: Section II describes the proposed design in detail, including small signal analysis. In Section III noise/distortion cancelling conditions and noise figure for the proposed topology are derived. Simulated results and discussion will be presented Section IV, ending with a brief conclusion in section V. The amplifier consists of a non inverting common gateamplifier and an inverting common source-amplifier and thus performes single-to-differential conversion. Thermal noise due to transistor M 1 and M 2 could be modelled as a current source in parallel. Thus, generating noise voltages in anti-phase, over the surge impedance (R s ) and over the load impedance (R L1 ). The noise voltage V n R s will be amplified and phase shifted by a CS-amplifier. Consequently, the noise at positiv output (V n op ) and the negative output (V n on ) is in phase. One could therefore cancel thermal noise entirely from M1 and M2, if the noises correlates and are of the same magnitude. The conditions for proper noise cancellation is derived in section III-A. The amplifier is design towards a source impedance (R s ) of 10kΩ.
II. CIRCUIT DESCRIPTION
M 2 looks to be gm-boosted by the CS-amplifier, however the main objective is to enhance the linearity of the CSamplifier by using M 2 as feedback, and not to increase the gain.
M 3 is biased by the quiescent current flowing trough the CG-Amplifier and M 2 is biased by the CS-amplifier. Thus, creating somewhat of a circular dependency between the two amplifying stages (V op , V on ). One tries to counteract the dependency with M 1. M 1 is an amplifying element but its primary function is to controll the operation point of the CS-amplifier, somewhat independently of the CG-amplifier. The proposed design is lopsided on the output in terms of common-mode and gain, which can be troublesome for some designs. Moreover, one has successfully simulated the amplifier, piggybacked by a state-of-the-art A/D-Converter [6] in discrete time, with 2x256f F load capacitance. The digitized signal was then filtered by a low order FIR low pass filter, with a cutoff frequency (f f c ) of 2f in . Consequently, sporting results on par with that of table IV. Chopper stabilized common mode has successfully been implemented for the amplifier. Chopper stabilizing is a feasible solution if one need likewise common-mode. However, this was not necessary as our receiver chain only consists of the amplifier piggybacked by an A/D-Converter IV.
A. Small Signal Parameters
One neglects the body effect and the channel resistance of M 3 and M 4 in order to make the small signal analysis less strenuous. Note that r a = r ds1 ||r ds2 .
Gain for a common source amplifier could be written as:
Including the feedback by M 2 and by inserting the noise cancellation term into g m3 (given by equation 7), the following could be written. Also note that
And the CG-stage could be approximated as:
The amplifier performs single to differential conversion, the gain is therefore the two outputs differentiated.
The complete design in figure 1 proposes a digital stepwise gain control. The gain is controlled by setting two digital pins g 1 and g 2 . The gain is mainly controlled by altering the load of the CG-amplifier (R L1 ). However, the CS-amplifier is biased by the quiescent current flowing trough the CGamplifier. Thus, V gs for CS-amplifier is increased when R L1 is reduced, causing the postive output (V op ) to be pulled towards ground. The transconductance of the CS-amplifier is alterd in order to counteract for the operational changes introduced by the gain controll. The alteration of the transconductance is done by using several transistors in parallel, that are controlled by switching the cascoding transistors. Moreover, noise and distortion cancellation is dependent on R L1 , as shown in equation 7 . Therefore, a reduction in R L1 tarnishes both distortion and noise cancellation. However, it is reasonable to believe that one desires a reduction in gain because of increased input voltage. Therefore, one could have poorer noise characteristics and still achieve adequate DR.
Canellation was dependent on R L1 /g m3 it is therefore desirable that the two are reduced at the same rate. In order to combat the degradation of NF, one therefore alters the current mirror reducing the biasing voltage of M 1. A reduction in the bias voltage further reduces the biasing voltage for the cs-amplifier. Thus, reducing the transconductance of the CS-amplifier.This provides a significant improvement in noise figure. 
III. NOISE/DISTORTION
One assumes that the thermal noise generated by M 1 and M 2 are uncorrelated. Consequently, thermal noise could be added and seen as one noise current source, in parallel with the transistors. By neglecting the channel resistance (rds) and the body effect, a far less cumbersome noise cancelling analysis could be performed. First, one assumes that the current passing through Rs namely I rs , could be written as:
A. Thermal noise cancelling
The positive output voltage V op = −I rs R L1 , thus:
The negative output is the voltage at the input, V i = I rs R S amplified by the CS-amplifier, giving:
Thermal noise from M 1 and M 2 is cancelled if equation 7 yields true. One sees that noise cancellation is only dependent on the load resistance and the transconductance of g m3
Flicker noise cancellign Flicker noise is analyzed similar to thermal noise, and could be written as:
Flicker-noise from CG-stage can be cancelled if the following yields true. Furthermore, by comparing the expression for flicker-noise cancellation with the expression one previously obtained for thermal-noise (7), one gets the exact same conditions. 
C. Noise sources
Noise sources includes thermal noise from transistors and resistors, as well as flicker noise from transistors. One assumes that all of the noise sources are uncorrelated. Consequently, each noise source is viewed independently and then summed. One also neglects the body effect and the channel resistance (rds). One assumes perfect noise cancellation and that thermal noise from both M1 and M2(I tn (M 1 + M 2)) are completely cancelled out. Moreover, one neglects channel resistance (rds) and the body effect. Note that α = R L1 (g m2 r a R L2 g m3 + 1 + g m1 r a + g m2 r a ) + g m3 R L2 (R L1 + r a ) , in order to make a more appealing expression.
Where κ is a process dependent parameter, k is the boltzman constant, f is frequency, Temperature(K • ) T, C ox is the oxide capacitance, W n width for transistor n , L n gate length for transistor n, γ = 2/3 and the noise factor is given as N f = 10 log(F ).
D. Distortion cancelling
One assumes that non-ideal behaviour could be modeled as a current that is dependent on the gate-source voltage. In order to derive a less ungainly expression one neglects the cascoding transistor M4 for the CS-amplifier, and does the same simplifications one did in the proof for noise cancelling. The non-linear source voltage (V s ), could be written as a Taylor-series of the input signal (V in ): where α represents the Taylor coefficients, and V d contains all of the nonlinear behaviour [5] . The negative output voltage (V on ) is the source voltage (V s ) amplified by a CS-amplifier, giving:
In termes of distortion, (V op ) is given by the load and the non-ideal behavioural current (V op = R L1 I In ) and inserting equation 11, yields:
Taking the difference between the outputs, yields:
Inserting equation 7 into 14, the output could be written as:
Consequently, all of the non-linear elements are removed from the output. Thus, the differentiated output is only dependent on the CS-amplifier in terms of distortion and noise.
IV. RESULTS AND DISCUSSION
The amplifier (shown in figure 1 ) is implemented in a 65nm CMOS technology from STM and post layout simulated using state-of-the-art EDA-tools from Cadence. The amplifiers positive (V op ) output and the negative (V on ) output are each loaded with 256f F . A CMUT at resonance can be molded as a resistor with a capacitance in parallel [2] . The circuit is simulated with the CMUT having an impedance of 10k −60
• , center frequency of 5MHz and an amplitude of 25mV. One sees that power consumption (table I) increases when the gain is reduced, which is somewhat counterintuitive and toilsome to justify. However, the worst case total power consumption is < 140x that of [1] .
V. CONCLUSION
A design of a sub − 100µW , sub − 3dB noise figure amplifier for ultrasound imaging applications has been proposed. The amplifier is tuned towards low power and low 
